Layout-driven Synthesis for Submicron Technology: Mapping Expansions to Regular Lattices
نویسندگان
چکیده
We introduce a concept in VLSI layout which can nd applications in submicron design, quantum devices, and designing new ne-grain FPGAs. This concept is called Lattice Structure and it extends the concepts from [8] and [1,13,14,17,18]. In the regular arrangement of cells, every cell is connected to 4, 6 or 8 neighbors and to vertical, horizontal and diagonal buses. Methods for expanding arbitrary binary and multi-valued combinational functions to this layout are illustrated.
منابع مشابه
POLARIZED PSEUDO KRONECKER SYMMETRY AND SYNTHESIS OF x LATTICE DIAGRAMS BENJAMIN T DRUCKER CRAIG M FILES MAREK A PERKOWSKI and MALGORZATA CHRZANOWSKA JESKE
Layout driven logic synthesis combines logical and physical design to minimize in terconnect length for speed noise and power critical applications The lattice diagram synthesis approach constructs for combinational functions regular lat tices with only local connections and input buses Lattice diagrams are directly mappable to hardware without additional layout steps This synthesis approach de...
متن کاملLattice Diagrams Using Reed Muller Logic
Universal Akers Arrays (UAA) allow to realize arbitrary Boolean function directly in cellular layout but are very area-ine cient. This paper presents an extension of UAAs, called \Lattice Diagrams" in which Shannon, Positive and Negative Davio expansions are used in nodes. An e cient method of mappig arbitrary multi-output incompletely speci ed functions to them is presented. We prove that with...
متن کاملTernary and Quaternary Lattice Diagrams for Synthesis Linearly - Independent Logic , Multiple - Valued Logic , and Analog
Ternary and Quaternary Lattice Diagrams are introduced that can find applications to submicron design, and designing new fine-grain digital, analog and mixed FPGAs. They expand the ideas of Lattice diagrams [6, 111 and Linearly Independent (LI) Logic [5, 7, 8, 9, 10, 12, 17, 181. In a regular layout, every cell is connected to 4 , 6 or 8 neighbors and to a number of vertical, horizontal and dia...
متن کاملLogical-Physical Co-design for Deep Submicron Circuits: Challenges and Solutions (Embedded Tutorial)
{ As IC fabrication capabilities extend down to sub-half-micron, the signiicance of interconnect delay and power dissipation can no longer be ignored. Existing enhancements to synthesis and physical design tools have not been able to solve the problem. The only remaining alternative is that tradeoos in logical and physical domains must be addressed in an integrated manner. Vast business opportu...
متن کاملLogical-Physical Co-design for Deep Submicron Circuits: Challenges and Solutions
As IC fabrication capabilities ex tend down to sub half micron the signi cance of interconnect delay and power dissipation can no longer be ignored Existing enhancements to synthesis and physical design tools have not been able to solve the problem The only re maining alternative is that tradeo s in logical and physical domains must be addressed in an integrated manner Vast business opportuniti...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1997